|
||||||
| | 首页 | 文章中心 | 下载中心 | 本站商品 | 学习资料 | | ||||||
| 广告载入中... | ||||||
| 您现在的位置: 电子爱好者 >> 文章中心 >> 数字电路 >> 正文 |
|
|||||
| [VHDL实例]地址译码(for m68008) | |||||
| 作者:佚名 文章来源:http://61ic.com.cn/Article/HDL/VHDL/List_4.html 点击数: 更新时间:2006-2-17 | |||||
|
-- M68008 Address Decoder -- Address decoder for the m68008 -- asbar must be '0' to enable any output -- csbar(0) : X"00000" to X"01FFF" -- csbar(1) : X"40000" to X"43FFF" -- csbar(2) : X"08000" to X"0AFFF" -- csbar(3) : X"E0000" to X"E01FF" library ieee; use ieee.std_logic_1164.all; entity addrdec is port( asbar : in std_logic; address : in std_logic_vector(19 downto 0); csbar : out std_logic_vector(3 downto 0) ); end entity addrdec; architecture v1 of addrdec is begin csbar(0) <= '0' when ((asbar = '0') and ((address >= X"00000") and (address <= X"01FFF"))) else '1'; csbar(1) <= '0' when ((asbar = '0') and ((address >= X"40000") and (address <= X"43FFF"))) else '1'; csbar(2) <= '0' when ((asbar = '0') and ((address >= X"08000") and (address <= X"0AFFF"))) else '1'; csbar(3) <= '0' when ((asbar = '0') and ((address >= X"E0000") and (address <= X"E01FF"))) else '1'; end architecture v1; |
|||||
| 文章录入:admin 责任编辑:admin | |||||
| 【发表评论】【告诉好友】【打印此文】【关闭窗口】 | |||||
| 最新热点 | 最新推荐 | 相关文章 | ||
| |
| | 设为首页 | 站点地图|<产品开发服务|光盘刻录服务| 广告合作 | 访问记录 |汇款方法 | 关于VIP会员 | | |
![]() |
|